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Process and Temperature Compensation for RF
Low-Noise Amplifiers and Mixers
Didac Gómez, Milosz Sroka, and José Luis González Jiménez, Member, IEEE
Abstract—Temperature and process variations have become key
issues in the design of integrated circuits using deep submicron
technologies. In RF front-end circuitry, many characteristics must
be compensated in order to maintain acceptable performance
across all process corners and throughout the temperature range.
This paper proposes a new technique consisting of a compensation
circuit that adapts and generates the appropriate bias voltage for
LNAs and mixers so that the variability with temperature and
process corners of their main performance metrics (S-parameters,
gain, noise figure, etc.) is minimized.
Index Terms—Low-noise amplifier (LNA), mixer, process com-
pensation, RF integrated circuits, temperature compensation.
I. INTRODUCTION
M ODERN CMOS manufacturing technologies showlarge process variations. This makes circuit design an
increasingly complicated challenge, as circuit performance
has to be maintained in all possible manufacturing and envi-
ronmental situations [1]. Traditionally, temperature (T) and
process variability have been addressed separately during the
design process. Temperature variations are compensated using
temperature-independent biasing circuits that provide a nearly
constant voltage, current or transconductance within
the specified temperature range [2], [3]. The compensation of
process variations in RF and analog integrated circuits (ICs)
usually requires trimming [4], calibration and/or self-tuning
[5]–[8]. Recently, some techniques have been proposed for gen-
erating bias currents with a constant value that is independent of
temperature and process [9], [10]. Although these circuits may
prove effective in generating a constant voltage or current by
themselves, there is no a priori guarantee than once connected
to the biased circuit this latter will have constant behavior.
In this work, we focus on obtaining nearly constant circuit
performance using adaptive biasing (not necessarily a constant
magnitude) in such a way that the biasing voltage/current vari-
ation with temperature and process compensates for variations
in some of the biased circuit’s parameters of interest. This
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technique is especially appealing for RF circuitry, in which the
variability of transistors and passives has a significant impact
on the final circuit behavior. The proposed technique uses
conventional constant voltage references by exploiting
complementary temperature and process effects on its compo-
nents. It is shown how these circuits can be sized to generate a
desired voltage versus temperature and process characteristic
that, when applied to the biased circuit, counteracts the effects
of process and temperature variations.
To demonstrate the proposed technique, it is applied to a
RF LNA and a double-balanced mixer with bleeding current
sources, but it can be applied as well to other circuits, espe-
cially those having a transconductor as the main stage. The
LNA has single-ended topology with an inductively degenerated
source and a cascode transistor [see Fig. 1(a)]. The mixer uses
bleeding current sources. The LNA and mixer are part of an RF
front-end for low-power radios operating in the 2.5-GHz ISM
band [11] and were designed and implemented with a 2P6M
0.18- m RF CMOS process. The circuits have been fabricated
and tested. Simulation results reasonably match experimental
measurements for typical temperature and process conditions,
as shown in [12]. The technique presented in this work is val-
idated using the process corners and Monte Carlo simulation
models provided by the manufacturer, as it is difficult for aca-
demic research institutions to access a representative number of
samples for any of the corners of the process.
The rest of the paper is organized as follows. Section II briefly
reviews temperature and process effects on MOS transistors
and passives found in RFICs. Section III presents the proposed
technique, and its application to the LNA and mixer circuits.
Section IV presents the simulation results. Finally, Section V
contains the conclusions.
II. TEMPERATURE AND PROCESS EFFECTS ON CMOS ICS
A. Temperature Effects
The two most important parameters that determine the
temperature behavior of I–V characteristics of MOS-FETs are
threshold voltage and mobility . Both decrease with
increasing temperature according to the following expressions
[1]:
(1)
Here, , is the reference temperature, lies
in the range 0.5–4 mV/ K, and lies in the range 1.5–2. The
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Fig. 1. Simplified LNA and mixer schematics.
TABLE I
TEMPERATURE COEFFICIENT OF THE VARIOUS RESISTORS AVAILABLE IN THE
PROCESS
temperature dependences of and have an opposite effect
on the drain current. This has been used to propose tempera-
ture-stable biasing points for CMOS circuits [15]. Passive ele-
ments are also affected by temperature. In the modern CMOS
manufacturing process, both positive and negative temperature
coefficient resistors can be found that are made up of n or p
diffusion and of doped polysilicon, respectively (see Table I).
Different resistor types can be combined to obtain a temperature
independent resistor or to tune its resistance versus temperature
characteristic as desired.
The temperature and process compensation circuit used in
this work is based on a classical constant circuit [13], [14]
containing a self-biased quad of transistors and a resistor [see
Fig. 2(a)]. For this circuit it can be shown that
(2)
where is the ratio between and NM2. If is made
constant with temperature, a stable value is provided for
, , and for the slave transistor in the biased circuit.
B. Process Effects
Inter-die variations produce a dispersion of the values of man-
ufactured transistors and passives in comparison with the typ-
ical expected value. However, all the devices in the same chip
suffer the same variations. This is the type of process varia-
tion that is compensated by the biasing circuit proposed in this
work. Manufacturing variability that affects devices on the same
chip causes intra-die variations (mismatching), which is usually
solved by layout techniques and proper sizing of paired devices.
Fig. 2. Schematics of constant    bias generators.
The impact of mismatching on the proposed technique is ad-
dressed at the end of Section III and in the results for the differ-
ential mixer shown in Section IV.
Inter-die variations are modeled as worst-case process cor-
ners and through the use of statistical device models that allow
Monte Carlo simulations to be performed on the whole circuit.
In the technology used in our work, passive elements suffer from
larger process variations than active devices. Therefore, it is a
good idea to reduce the variability of the biasing characteristic
of the circuit of Fig. 2(a) by replacing the resistor with an NMOS
transistor biased in the ohmic region using an identical circuit
as shown in Fig. 4.
In CMOS manufacturing processes, four corners are usually
defined in addition to the typical case (TT), i.e., SS, SF, FS, and
FF. They correspond to all the combinations between a fast or
slow PMOS and NMOS transistor model. The slow corner im-
plies a thicker gate oxide , a reduced mobility and a
larger threshold voltage , which results in a reduced drain
current density for the same gate voltage. The fast corner is just
the complementary one. Passive component variation is tradi-
tionally modeled using just two corners in addition to the typ-
ical one, namely MAX and MIN, which refer to the maximum
and minimum values that the passive component (resistor, in-
ductor or capacitor) may achieve due to inter-die process varia-
tions. The two corners of passive elements are associated with
the transistor corner to obtain useful worst cases. For example,
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Fig. 3. DCcurent of : (a) LNA and (b) threshold and bias voltages variation
with temperature for the biased and the biasing circuits, repectively.
the MIN corner of resistors is considered when the FF corner is
used, since smaller resistors produce larger currents. Similarly,
the MAX corner model for capacitors or inductors is considered
together with the SS corner, since it produces slower operation
and smaller currents.
In [9] it is shown that the combined impact of variations in
and on the drain current is
(3)
where is the saturation voltage. Since and
have an opposite sign in fast and slow corners (for both PMOS
and NMOS transistors) [9], it is possible to get zero current vari-
ation by properly adjusting the constant magnitudes of the two
summands of (3). Indeed, it is also possible to adjust them to
obtain a variation in the drain current that counteracts the vari-
ability due to the process of the biased circuit. This is the ap-
proach used in this work.
III. PROCESS AND TEMPERATURE COMPENSATION
The initial values of bias voltages are provided by the RF de-
signers in the typical temperature and process corner. The goal
of the proposed technique is to provide an adaptive bias that pre-
serves the same performance at other process corners and tem-
peratures. It is implemented in a two-step process. First, a cir-
cuit based on Fig. 2(b) is sized in order to achieve a bias voltage
versus temperature characteristic that once applied to the biased
circuit produces a temperature independent behavior for typ-
ical process corner. Next, the bias generator circuit is resized
in order to tune the process variation effects on the bias voltage
in the direction that counteracts the impact of process variations
on the biased circuit. A complete example of this process is pre-
sented for the LNA circuit. The same technique is applied to the
mixer, but only the final results will be shown here, due to the
limited space available.
Fig. 4. Biasing circuit for the LNA (sizes correspond to the final version that
compensates both temperature and process variations).
TABLE II
LNA CHARACTERISTICS AT 2.34 GHZ FOR    C       C
A. Compensation of the LNA Thermal Variability
Fig. 3(a) shows the LNA DC current versus . temperature
when a constant bias voltage is used. With this constant
biasing, the voltage gain varies more than 4 dB inside the tem-
perature range (see Table II). Then, the circuit of Fig. 4 is sized
to generate a characteristic as shown in Fig. 3(b). The
optimization process that is run on the bias LNA circuit has
the goal of minimizing (within a margin of 1dB around the typ-
ical value) the variability of the LNA gain and other relevant
parameters along the temperature range by adjusting the rela-
tive size of the NMOS resistor and the pairs. As a
consequence, the LNA voltage gain variability with temperature
is reduced to less than 0.2 dB and other parameters improve as
well, as shown in Table II.
B. Compensation of the LNA Process Variability
The process of sizing the biasing circuit to simultaneously
compensate process and temperature variations is summarized
in the flowchart of Fig. 5. The process starts with the bias circuit
(BIAS) obtained in a previous step that stabilizes in temperature
the behavior of the BIAS DUT circuits. The DUT is the LNA
amplifier in this case. Next, the DUT alone is simulated at var-
ious corners. At each corner the VBIAS is swept till the selected
parameter matches the same value than at TT. For the LNA this
requires increasing the bias voltage by 55 mV in the SS corner
and decreasing it by 60 mV in the FF corner respect the value at
TT. In this example the optimization goal parameter is the gain,
but any other parameter or combination of parameter in the form
of a figure-of-merit could be used.
Next, the BIAS circuit alone is sized inside an optimization
loop to generate the at each corner that was obtained in
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Fig. 5. Bias circuit sizing for process variability compensation workflow.
Fig. 6. Variability of the slope of biasing characteristic for the LNA with tem-
perature and varying length of NMOS resistors (NM3).
the previous step. The optimizer tool available in the commer-
cial simulator was used. Some constraints are added to preserve
the temperature compensation by maintaining the original ratio
between the quad of transistors ( , , and )
and the NMOS resistors in both instances of the basic
bias cell of Fig. 4. The resulting BIAS DUT circuit is simu-
lated to check temperature behavior, which can be improved if
required by resizing the NMOS resistors using a sweep
analysis. Actually, there is a trade-off between preserving the
Fig. 7. Biasing voltage characteristics for the LNA with temperature and the
four process corners (TT, FF, FS, SS, and SF).
Fig. 8. Double-stage biasing and compensation circuit for the Mixer.
Fig. 9. Bias voltage of Mixer bleeding transistors from the circuit of Fig. 8.
temperature variation slope in all corners and maintaining the
offsets of the bias voltage achieved in all corners.
The dependence of curve on the sizing of the bias
circuit is illustrated in Fig. 6. The slope and separation from the
reference curve obtained in step 1 of the sizing algo-
rithm are adjusted during the optimization loop for the different
corners to compensate process variations and preserve the tem-
perature compensation of the original circuit.
Fig. 7 shows the behavior of the circuit of Fig. 4 with temper-
ature and process. Such behavior has been optimized to coun-
teract the impact of process and temperature on the LNA of
Fig. 1(a). The dashed lines correspond to an intermediate value
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Fig. 10. (a) Process only and (b) Process   mismatch Monte Carlo simulation of the bias generator circuit for the mixer.
of the bias voltage that is found at the beginning of the opti-
mization loop, and the direction of the optimization process is
illustrated by the arrows.
C. Process and Temperature Compensation for the Mixer
The double-balanced mixer circuit of Fig. 1(b) requires sev-
eral different biasing voltages and a constant current source. In
addition to the bleeding PMOS transistors, the RF and LO ports
also require DC bias voltages [not shown in Fig. 1(b)]. Indeed,
due to the strong influence of the bleeding current on the mixer
DC operating point and voltage gain an adaptive bias voltage
that sets such current may be used for compensating the effects
of temperature and process variations on the mixer devices. The
other bias voltages are obtained from the power supply using
voltage dividers made by combining two types of resistor with
opposite temperature coefficients: diffusion resistors and poly
resistors (see Table I). The same technique is used for the re-
sistive loads of the mixer that set the voltage gain. Fig. 8 shows
the biasing circuit used to generate the adaptive bias voltage that
sets the bleeding current. It has the same topology used in the
circuit of Fig. 4. In this case, the bias voltage is generated at
the gate of the , transistors, as the bleeding current
sources of the mixer are implemented with PMOS transistors.
The behavior of this bias voltage with process corners must be
just the opposite of that in the case of the LNA. This is easily
achieved with the proposed bias generator circuit sizing tech-
nique, by balancing the two summands of (3) in the opposite di-
rection to in the LNA. Final transistor sizes are shown in Fig. 8,
and the achieved behavior is shown in Fig. 9, where the dashed
lines show the optimal bias voltage values for each corner found
in step 1 of the sizing algorithm shown in Fig. 5, and the solid
line show the final behavior of the biasing circuit with temper-
ature and process corners.
D. Mismatching Effects
The operation of the bias circuit is affected by its symmetry.
Intra-die variations affect this symmetry by introducing mis-
matching between the pair of transistors that ideally must be
equal or have proportional sizes. However, since mismatch is
inversely proportional to the device area, its impact can be re-
duced by increasing the device sizes.
Intra-die variations are modeled by adding random variables
to the parameters of a primary device model, particularly those
that determine the threshold voltage and the mobility. In this
way, every transistor in the circuit is affected by a different
random variation using the statistical simulation analysis.
Fig. 10 shows the result of 1,000 runs of the Monte Carlo anal-
ysis of the bias generator circuit shown in Fig. 8 at C.
The left graph corresponds to a simulation set-up in which
only process variations (inter-die) are taken into account. The
right graph shows the same type of simulation when both
inter-die and intra-die variations are considered. The random
intra-die process variations increase the standard deviation of
the bias voltage value from mV to mV for an
average value of 460 mV. This means that mismatching is
responsible for a random variation of the bias voltage with a
mV. As shown in the next section, this variation
does not significantly affect the effectiveness of the inter-die
process compensation technique.
IV. RESULTS
The proposed adaptive biasing technique is checked using
SPICE simulations of the extracted netlist of the LNA and mixer
circuits, including all the parasitics.
A. LNA Circuit Results
Process variation simulations are performed with corner anal-
ysis and Monte Carlo analysis. S parameter, noise figure (NF)
and voltage gain results at 2.45 GHz and C for
corner process variations are shown in Table III, and their char-
acteristics are depicted in Fig. 11. The LNA simulation results
when using a constant voltage are shown in the top sec-
tion of the figure. Since the circuit has only NMOS transistors,
only three corners are shown (NMOS fast, NMOS slow, and
NMOS typical). Corner models for passives are associated to
fast/slow transistor corners as described in Section II-B. The
bottom section of the figure shows the results once the process
and temperature compensation generator circuit is used.
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Fig. 11. LNA S-parameters, NF and NFmin, and voltage gain for process corners process (top) without ( and (bottom) with the compensation circuit.
TABLE III
LNA CHARACTERISTICS SPREAD AT 2.45 GHZ,      C FOR PROCESS
VARIATIONS (CONSIDERING ALL CORNERS). IN BRACKETS: VALUES WHEN
INPUT RESONANT FREQUENCY IS CALIBRATED
In this case, there are five corners since the biasing circuit has
PMOS transistor as well. The results of Monte Carlo analysis
using 1,000 runs are presented in Table IV, showing a clear im-
provement in the dispersion of the various performance param-
eters when the compensation circuit is used. Furthermore, the
results in Table V show that the temperature compensation is
maintained across all process corners.
The variability of inductors in the LNA, which is much
smaller than that of other passive components, mainly affects
the input resonant frequency at which matching is achieved
(which is also affected, to a lesser extent, by the variability of
on-chip and passive capacitors, as seen in Fig. 11). However,
this variability cannot be compensated for with adaptive bi-
asing: a self-calibration technique such as [16] is required. The
last column of Table III includes the improvement that would
be achieved if such a calibration technique for input matching
TABLE IV
LNA MONTE CARLO SIMULATION RESULTS (1000 RUNS) FOR INTER-DIE
PROCESS VARIATIONS AT      C (ALL UNITS ARE IN DB)
TABLE V
MAXIMUM VARIATION IN LNA GAIN IN ALL THE PROCESS CORNERS FOR
TEMPERATURE VARIATIONS FROM   C TO 80 C
was used along with the compensation circuit proposed in this
work.
B. Mixer Circuit Results
Process variations effects in the Mixer circuit are cata-
strophic, especially in the SS corner, as can be observed in the
left graph of Fig. 12. The compensation circuit effectively pro-
vides an adaptive bias voltage for the bleeding transistors that,
in combination with the other biasing techniques described in
Section III-C, reduces process variability to acceptable levels,
as shown in the right graph of Fig. 12. The variability of the
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Fig. 12. Mixer voltage gain for process corners process without (left) and with the compensation circuit (right).
TABLE VI
MONTE CARLO SIMULATION RESULTS (1000 RUNS) OF MIXER VOLTAGE GAIN
AT      C.
mixer gain is reduced from 8 dB to less than 1 dB for all the
corners except SS.
The impact of intra-die variations on the compensation tech-
nique is analyzed by running 1000 Monte Carlo simulations at
C. In a first experiment, the mixer circuit is simulated
with constant biasing voltages and only inter-die process vari-
ations are considered. In a second experiment, the bias circuit
mixer circuit are simulated and only inter-die process vari-
ations are considered. Next, both inter-die and intra-die (mis-
matching) process variations are considered together. The re-
sults are shown in Table VI. The effectiveness of the proposed
inter-die process compensation technique is verified by com-
paring the standard deviation of the mixer voltage gain ob-
tained in both experiments. The of the mixer with constant
biasing voltages shows an inter-die variation with a dB,
whereas the mixer using the bias voltage generated by the cir-
cuit of Fig. 8 shows an inter-die variation with a dB.
When inter-die and intra-die variations are both considered, the
variations show a dB. Therefore,
mismatching does not significantly affect the operation of the
proposed technique.
The variations of the supply voltage affect the compensation
circuit and the LNA and mixer circuits in a similar way. Neg-
ligible effects are observed if these variations are kept below
mV (for a supply voltage of 1.2 V), which usually require
an appropriate supply voltage regulation.
V. CONCLUSIONS
This paper presents a simple biasing circuit structure and its
sizing technique that allows compensation of both the effects
of temperature and process variation. The proposed technique
is applied to an RF LNA and mixer circuits, but it can be ex-
tended to other circuits. It is particularly suited to generate the
gate bias voltage of the gain transistors in RF building blocks
or any other circuit (such as active filters, output drivers, etc.)
using a transconductor as the main stage. The structure of the
circuit is derived from classic temperature compensation cir-
cuits, which, with proper redesign, also become compensation
circuits for inter-die process variations.
The results shown in this paper demonstrate that performance
variability with temperature was accurately compensated. Con-
cerning inter-die process variations, the application of the
proposed biasing technique provides a significant reduction
of variability. For the LNA, the , and gain variation
with process corners is reduced by a factor larger than 3 and
NF variation is reduced by a factor larger than 4. Monte Carlo
simulations indicate a reduction in the sigma of the distribution
of LNA parameters by a factor of two. The application of the
same technique to the mixer by using the bleeding bias voltage
(in addition to other, simpler techniques) provides a reduction
in the variability of the mixer gain from 8 dB to less than 1 dB
for all the corners except SS. For that corner, the compensation
circuit brings the mixer gain from a catastrophic fault to a
value just 4.5 dB below the typical corner. Additionally, it
has been shown that intra-die variations (mismatching) do not
significantly affect the effectiveness of the proposed inter-die
process and temperature compensation technique.
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